An FPGA based high speed IEEE-754 double precision floating point multiplier using Verilog
Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System（2013）
Abstract
Floating Point (FP) multiplication is widely used in large set of scientific and signal processing computation. Multiplication is one of the common arithmetic operations in these computations. A high speed floating point double precision multiplier is implemented on a Virtex-6 FPGA. In addition, the proposed design is compliant with IEEE-754 format and handles over flow, under flow, rounding and various exception conditions. The design achieved the operating frequency of 414.714 MHz with an area of 648 slices.
MoreTranslated text
Key words
field programmable gate arrays,floating point arithmetic,hardware description languages,fp multiplication,fpga-based high-speed ieee-754 double-precision floating point multiplier,ieee-754 format,verilog,virtex-6 fpga,arithmetic operations,floating point multiplication,frequency 414.714 mhz,signal processing computation,double precision,fpga,floating point,ieee-754,multiplier
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined