Maximum Tolerable Power Supply Noise for Data-Clock Synchronization
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING（2006）
Key words
clocks,integrated circuit noise,power supply circuits,synchronisation,timing jitter,clock jitter,data-clock synchronization,power supply noise,timing margin
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined