High radix addition via conditional charge transport in single electron tunneling technology

ASAP(2005)

引用 4|浏览9
暂无评分
摘要
This paper investigates the implementation of high radix addition based on the Electron Counting logic design style in Single Electron Tunneling (SET) Technology. A previous proposal for such an adder assumed the presence of a conditional charge movement (MCke) block which was only described as a black box. First, this paper proposes two possible MCke block implementations, each of which is described in detail and validated by means of simulation. Second, one of the proposed MCke implementations is utilized in the design of a 6-bit radix-8 adder. The resulting adder circuit is verified by simulation and evaluation indicated that it requires 187 circuit elements, has a delay of 4.15 ns (assuming an error probability Perror = 10^{-8}), and a consumed energy of 224 meV.
更多
查看译文
关键词
adders,circuit simulation,digital arithmetic,logic design,tunnelling,4.15 ns,6-bit radix-8 adder,adder circuit,conditional charge movement,conditional charge transport,electron counting logic design,high radix addition,single electron tunneling
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要