A 800Mb/s/pin 2GB DDR2 SDRAM using an 80nm triple metal technology
San Francisco, CA(2005)
Abstract
A 1.8V, 800Mbit/s/pin, 2GB DDR2 SDRAM is developed using an 80nm triple metal technology. With the triple metal technology, NMOS precharge I/O scheme and statistical analysis, DDR800 4-4-4 performance is achieved at 1.8V. For mass production, a high-speed clock using an on chip PLL and an address-pin-reduction mode are employed.
MoreTranslated text
Key words
dram chips,mos integrated circuits,clocks,phase locked loops,statistical analysis,1.8 v,2 gb,80 nm,800 mbit/s,ddr2 sdram,ddr800 4-4-4 performance,nmos precharge i/o scheme,address-pin-reduction mode,high-speed clock,mass production,on chip pll,triple metal technology,chip
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined