Comprehensive study on layout dependence of soft errors in CMOS latch circuits and its scaling trend for 65 nm technology node and beyond

Hiroshi Fukui,M Hamaguchi,Hisao Yoshimura,H Oyamatsu,F Matsuoka,Takashi Noguchi,Toshio Hirao,Hirotake Abe,Shigeki Onoda,Takeshi Yamakawa,T Wakasa,Toshihiro Kamiya

ieee（2005）

引用 8|浏览6

暂无评分

摘要

Accelerated soft error testing with proton beam was performed for 65 nm CMOS latches for the first time. The soft-error rate (SER) dependence on the physical layout was clarified. SER has dependence on the size of the diffusion regions since critical charge and charge collection is strong function of them. By optimizing it, SER can be reduced by 70%. The scaling trend of SER was also investigated. It is shown that SER degradation due to scaling can be suppressed by the moderate reduction of the supply voltage.

查看译文

关键词

cmos integrated circuits,cmos logic circuits,integrated circuit layout,integrated circuit testing,nanotechnology,65 nm,cmos latch circuits,accelerated soft error testing,layout dependence,proton beam,scaling trend,soft-error rate dependence,cmos technology,soft error,neutrons,capacitance

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要