Thin relaxed SiGe layers for strained Si CMOS

2004 Semiconductor Manufacturing Technology Workshop Proceedings (IEEE Cat. No.04EX846)(2004)

Cited 0|Views1
No score
Abstract
High quality, low cost and smooth surface of thin relaxed SiGe layers on new buffers are fabricated. This SiGe nanostructure buffers help thin SiGe uniform layers to relax by introducing some dislocations networks. With these novel Si/Ge buffer, the reduction of thickness of relaxed SiGe uniform layer are from 50 to 75%. The mobility enhancement of the strained Si n-MOSFET deposited on theses relaxed SiGe layer/SiGe buffers are 8 to 40% higher than that of controlled compositional graded SiGe buffers. Such thin relaxed SiGe layers on these new buffers prove to be useful approach to fabricate high quality relaxed epilayers with large lattice mismatch.
More
Translated text
Key words
cmos integrated circuits,ge-si alloys,mosfet,buffer layers,integrated circuit manufacture,nanostructured materials,semiconductor materials,cmos,sige,complementary metal-oxide-semiconductor,lattice mismatch,metal-oxide-semiconductor field effect transistor,mobility enhancement,n-mosfet,nanostructure buffers,dislocations
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined