Design and process optimization for reliable resistor pack solder joints for microprocessor packages

Electronic Components and Technology Conference, 2004. Proceedings. 54th(2004)

引用 2|浏览2
暂无评分
摘要
The integration of several passives into a single component is essential to keep them in the vicinity of the microprocessor, and their reliability becomes critical for the overall robustness of the product. This paper uses both modeling and experimental approaches to address design/process optimization for a resistor pack (R-pack, also known as chip resistor array) that has 4 resistors with 8 terminations integrated into one component. An array poses different challenges in design and assembly as pad spacing, pad length and fillet geometry need to be optimized for manufacturability and reliability. The effect of standoff height underneath the component and fillet is evaluated through modeling. It was found that the fillet has a significant impact on the overall reliability of the R-pack. Process parameters studied are: (a) effect of reflow conditions, especially cooling rate; (b) number of reflows; and (c) tilt. The reflow profile is the most important process parameter impacting the R-pack fatigue life since it affects the initial microstructure of the solder.
更多
查看译文
关键词
integrated circuit modelling,integrated circuit packaging,integrated circuit reliability,microprocessor chips,optimisation,reflow soldering,resistors,r-pack terminations,chip resistor array,component standoff height,component tilt,fatigue life,fillet geometry,land pad optimization,manufacturability,microprocessor packages,pad length,pad spacing,process optimization,reflow cooling rate,reflow profile,resistor pack solder joint reliability,solder microstructure,robustness,geometry,assembly,chip,packaging,design optimization,design process,microstructures,manufacturing,soldering,process design
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要