I/O virtualization utilizing an efficient hardware system-level Memory Management Unit

System-on-Chip(2014)

引用 13|浏览9
暂无评分
摘要
We present the hardware architecture and extensions of an Input-Output Memory Management Unit (IOMMU) utilized in heterogeneous SoCs that support full virtualization. The proposed IOMMU architecture offers unique innovative features supporting multiple concurrently active virtual machine instances (VMs) with zero-latency world-context switching and enabling address translation services for up to a thousand virtual domains while serving multiple devices. At the same the proposed design allows for serving multiple address translation requests in parallel and per domain Translation Look-aside Buffer (TLB) invalidation.
更多
查看译文
关键词
memory architecture,storage management,virtual machines,virtualisation,I/O virtualization,IOMMU architecture,TLB invalidation,VM,address translation requests,address translation services,hardware architecture,hardware system-level memory management unit,heterogeneous SoC,input-output memory management unit,translation look-aside buffer,virtual domains,virtual machine instances,zero-latency world-context switching,Hardware Virtualization,I/O protection,IOMMU,TLB
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要