A 6 bit 10 GS/s TI-SAR ADC With Low-Overhead Embedded FFE/DFE Equalization for Wireline Receiver Applications
Solid-State Circuits, IEEE Journal of （2014）
摘要
High-speed ADC front-ends in wireline receivers allow for implementing flexible, complex, and robust equalization in the digital domain, as well as easily supporting bandwidth-efficient modulation schemes, such as PAM4 and duobinary. However, the power consumption of these ADC front-ends and subsequent digital signal processing is a major issue. This paper presents a 64-way 6 bit 10 GS/s time-interleaved successive-approximation-based ADC front-end that efficiently incorporates a two-tap embedded FFE and a one-tap embedded DFE, providing the potential for a lower complexity back-end DSP and/or decreased ADC resolution. Fabricated in a 1.1V GP 65nm CMOS process, the ADC with embedded equalization achieves 0.48 pJ/conv.-step FOM, while consuming 79.1mW and occupying 0.33 mm2 core ADC area. The effectiveness of the embedded FFE and DFE is demonstrated with significant timing margin improvement observed for 10 Gb/s operation over several FR4 channels.
更多查看译文
关键词
analogue-digital conversion,equalisers,feedback,feedforward,modulation,receivers,ADC resolution,CMOS process,FFE,FOM,FR4 channels,PAM4,TI-SAR ADC,analog to digital converter,back-end DSP,bandwidth-efficient modulation schemes,decision feedback equalizer,digital signal processing,duobinary,embedded equalization,feed-forward equalizer,high-speed ADC front-ends,low-overhead embedded FFE/DFE equalization,one-tap embedded DFE,power 79.1 mW,power consumption,size 65 nm,threshold voltages, configurable resolution based on the channel characteristics,two-tap embedded FFE,voltage 1.1 V,wireline receiver,ADC-based receiver,analog to digital converter (ADC),decision feedback equalizer (DFE),embedded equalization,feed-forward equalizer (FFE),successive approximation register (SAR),time interleaving
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要