Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes

Concurrency and Computation: Practice & Experience(2015)

Cited 13|Views20
No score
Abstract
Because layered low-density parity-check LDPC decoding algorithm was proposed, one can exploit the diversity gain to achieve performance comparable to the traditional two-phase message passing TPMP decoding but with about twice faster decoding convergence compared to TPMP. In order to reduce the decoding time of layered LDPC decoder, a graphics processing unit GPU is exploited as the modem processor so that the decoding procedure can be processed in parallel using numerous threads in the GPU. In this paper, we present the parallel algorithms and efficient implementations on the GPU for two different layered message passing schemes, the row-layered and column-layered decoding. In the experiments, the quasicyclic LDPC codes for WiFi 802.11n and WiMAX 802.16e are decoded by the proposed layered LDPC decoders. The experimental results show that our decoder has good bit error ratio BER performance comparable to TPMP decoder. The peak throughput is 712Mbps, which is about two orders of magnitude faster than that of CPU implementation and comparable to the dedicated hardware solutions. Compared to the existing fastest GPU-based implementation, the presented decoder can achieve a performance improvement of 2.3 times. Copyright © 2013 John Wiley & Sons, Ltd.
More
Translated text
Key words
LDPC,SDR,CUDA,GPU
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined