15.9 A 16nm 16Mb Embedded STT-MRAM with a 20ns Write Time, a 10 12 Write Endurance and Integrated Margin-Expansion Schemes.
IEEE International Solid-State Circuits Conference(2024)
Abstract
STT-MRAM has been demonstrated as a viable embedded non-volatile memory (NVM) with 20-year data retention at 150°C, a high write endurance (>1M cycles), and the ability to tolerate solder reflow [1]. However, for working memory applications, even higher endurance, fast write speed, and small memory size are necessary. By optimizing the magnetic-tunnel-junction (MTJ) stack for a lower write current, while relaxing retention requirements (e.g., 1 min @ 125°C), STT-MRAM can achieve a higher endurance (>10
12
cycles) and a smaller bit cell size. Therefore, STT-MRAM is a promising alternative to SRAM as a working memory solution, while also offering a higher memory density compared to SRAM-based solutions.
MoreTranslated text
Key words
Cell Size,Density Data,Current Reference,Parasitic Capacitance,Small Cell Sizes,Non-volatile Memory,Data Retention,Read Operation,High Endurance,Large Step Size,Trimming Step,Near-side
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined