How many entries we need in miss handling architectures of L1 and L2 cache?

Defeng Liu,Lunguo Xie,GuoTeng Pan,Bin Liu

2011 IEEE 3rd International Conference on Communication Software and Networks, ICCSN 2011（2011）

Cited 0|Views0

No score

Abstract

Recently-proposed processor micro-architectures for high Memory Level Parallelism (MLP) harvest substantial performance gains. Unfortunately, Miss-Handling architectures (MHAs) of current cache hierarchies are too limited to support the requirement of high MLP system. This paper proves the number relation of MHA entries between L1 and L2 cache, presents an algorithm to forecast the supremum of MHA entries. The analysis results present the MHA quantitative requirements for MLP processors. At last we valid the proved relation in experiment. © 2011 IEEE.

Translated text

Key words

cache,memory,memory-level parallelism,miss-handling architectures,memory level parallelism,benchmark testing,l1 cache,l2 cache,parallel processing

AI Read Science

Must-Reading Tree

Example

Generate MRT to find the research sequence of this paper

Chat Paper

Summary is being generated by the instructions you defined