Rf Design Methodology For Design-Cycle-Time Reduction Using Parameterization Of Embedded Passives On Multilayer Organic Substrates
2008 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-4(2008)
Abstract
This paper presents an RF design methodology for reducing the design-cycle-time (DCI) using parameterization of embedded passive devices on multilayer organic substrates. Based on parameterized design libraries of embedded passive devices, designers can easily map ideal circuits into lossy circuits and physical layouts and use shunt parasitics of embedded inductors and capacitors, which results in design cycle time reduction. The proposed method was demonstrated through design of compact and high-performance bandpass filters on multilayer organic substrates by RF design experts and non-experts.
MoreTranslated text
Key words
Design-cycle-time, Parameterization, RF design, Multilayer organic, Quality factor
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined