A 14mW 5Gb/s CMOS TIA with gain-reuse regulated cascode compensation for parallel optical interconnects.
ISSCC（2009）
关键词
visualization,differential signaling,extinction ratio,logic gates,heat dissipation,cmos integrated circuits,energy efficient,prototypes,transimpedance amplifier,copper,high throughput,amplifiers,photodiode,energy efficiency,data mining,transistors,gain,negative feedback,phase shift,power dissipation,front end
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要