Hierarchical generation of pin accurate SystemC models based on RF circuit schematics.

BMAS(2010)

引用 2|浏览4
暂无评分
关键词
modeling,abstract data type,hardware description languages,network synthesis,phase locked loops,radio receivers,verification,system on chip,phase lock loop,circuit design,top down,rf
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要