Some Hardware Realizations of Negabinary Arithmetic

An improved algorithm for performing the basic arithmetic operations using negabinary base representation has been presented. Based upon this algorithm, novel hardware realizations for a negabinary adder and a subtracter have been proposed. This realization has further been utilized to implement an array multiplier by proposing a negabinary adder cell.