Some Hardware Realizations of Negabinary Arithmetic
International journal of electronics(1983)
摘要
An improved algorithm for performing the basic arithmetic operations using negabinary base representation has been presented. Based upon this algorithm, novel hardware realizations for a negabinary adder and a subtracter have been proposed. This realization has further been utilized to implement an array multiplier by proposing a negabinary adder cell.
更多查看译文
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要