High Resolution Programmable Digital Delay Generator Design and Realization
ISDEA '10 Proceedings of the 2010 International Conference on Intelligent System Design and Engineering Application - Volume 01（2010）
Abstract
This article introduced a design principles and implementation method of a high resolution programmable digital delay generator. It described the system's composition in hardware and software view. This system is composed of deserializer MAX3885,high-speed clock generator AD9517-1, DDR2 SDRAM, serializer and USB2.0 Controller. Paper described FPGA software design methods includes DDR2 SDRAM controller and commands receive module. Modularized design methods are used in FPGA software development, convenient for user's customization. The DDG system finally achieved 400ps delay time resolution.
MoreTranslated text
Key words
ddg system,delay time resolution,design principle,high resolution,ddr2 sdram controller,delay generator design,fpga software development,high resolution programmable digital,modularized design method,fpga software design method,software view,ddr2 sdram,pulse generators,generators,synchronization,field programmable gate arrays,fpga
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined