Silicon Evaluation Of Longest Path Avoidance Testing For Small Delay Defects
2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2(2007)
Abstract
This work presents a silicon evaluation of testing for small-delay defects using an approach called longest Path avoidance testing. The motivation for LPA testing is to improve outgoing product quality by identifying delay defects that escape critical path delay testing. Results from experiments run on high volume production 180nm ASIC are quantified in terms of test escapes and reliability escapes. Techniques for modeling the impact of small-delay testing are discussed.
MoreTranslated text
Key words
critical path,longest path,nanotechnology
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined