$(1/3) \times \hbox{VDD}$ -to- $(3/2) \times \hbox{VDD}$ Wide-Range I/O Buffer Using 0.35- $\mu\hbox{m}$ 3.3-V CMOS Technology
IEEE Trans. on Circuits and Systems(2010)
摘要
A 0.9/1.2/1.8/2.5/3.3/5.0-V wide-range input/output buffer carried out using a typical complementary metal-oxide-semiconductor (MOS) 2P4M 0.35-μm process is proposed in this brief. An input buffer with a logic calibration circuit is used for receiving a low voltage signal. A novel floating n-well circuit is employed to remove the body effect at the output p-channel MOS (PMOS). Moreover, a dynamic ...
更多查看译文
关键词
CMOS technology,MOS devices,Low voltage,Leakage current,MOSFETs,Frequency measurement,Energy consumption,Logic circuits,Calibration,Detectors
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要