A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS

IEEE Journal of Solid-state Circuits(2011)

引用 75|浏览15
暂无评分
摘要
Novel program and read schemes are presented to break barriers in scaling of NAND flash memory such as threshold voltage endurance from floating gate interference, and charge loss tolerance. To enhance threshold voltage endurance and charge loss tolerance, we introduced three schemes; MSB Re-PGM scheme, Moving Read scheme and Adaptive Code Selection scheme. Using the MSB Re-PGM scheme, threshold voltage distribution width is improved about 200 mV. The PGM throughput is enhanced from 1500 μs to 1250 μs. With the Moving Read scheme about half order of UBER is improved with 10 bit ECC. Also, Adaptive Code Selection scheme are used to decrease a current consumption. There is 5.5% current reduction. With these techniques, 32-Gb MLC NAND flash memory has been fabricated using a 32 nm CMOS process technology. Its program throughput reaches 13.0 MB/s at a multi-plane program operation with cache operation keeping a desirable threshold voltage distribution.
更多
查看译文
关键词
nand circuits,adaptive code selection scheme,msb re-pgm scheme,cell-to-cell interference,moving read scheme,cmos process technology,threshold voltage endurance,endurance enhancing scheme,nand flash memory,msb re-program,cache operation,charge loss tolerance,adaptive code selection,nand flash,moving read,multiplane program operation,cmos logic circuits,size 32 nm,threshold voltage distribution width,floating gate interference,flash memories,couplings,threshold voltage,programming,interference,throughput
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要