Low Power 20-GHz Current-Mode Frequency Divider in 0.18-um CMOS Phase-Locked Loop
ICCECT '13 Proceedings of the 2013 International Conference on Control Engineering and Communication Technology(2013)
Abstract
This paper proposes a high performance current mode logic (CML) frequency divider for an integrated analog phase-locked loop (PLL). The frequency divider includes the inductive peaking structure with the cascode circuit. In order to obtain a high speed circuit with stable frequency response, the resistor in the inductive peaking structure is replaced by the cascode circuit which is operated by DC bias voltage in MOS gate. The proposed frequency divider is applied to the feedback circuit of an analog PLL with 0.18 碌m CMOS process. Simulation shows that the six stages of 2:1 divider provide the expected frequency characteristics at the input frequency of 20 GHz. The power consumption of the proposed divider is obtained to be 6.9 mW.
MoreTranslated text
Key words
input frequency,expected frequency characteristic,cascode circuit,frequency divider,analog pll,feedback circuit,cmos phase-locked loop,low power 20-ghz current-mode,stable frequency response,proposed divider,high speed circuit,proposed frequency divider
AI Read Science
Must-Reading Tree
Example
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined