Time-To-Latch-Up investigation of SCR devices as ESD protection structures on 65nm technology platform

The purpose of this work was to study the influence of different layout parameters on the electrical performances and Time-To-Latch-Up (TTLU) by means of the injection of substrate current on SCR devices to be used as ESD protection structures for the 65nm Flash memory technology platform. Low (1.2V) and high (5.0V) voltage class devices were studied in DC and 100ns TLP regimes, and an ad hoc setup was developed to investigate TTLU as a function of the injected current needed to Latch-Up HV-SCRs. Results were then compared to 2D device simulations.