Low Voltage High-Speed CMOS Square-Law Composite Transistor Cell
Analog Integrated Circuits and Signal Processing(2000)
摘要
A new low voltage high-speed CMOS composite transistor is presented. It lowers supply voltage down to |V t |+2 V ds,sat and considerably extends input voltage operating range and achieves high speed operation. As an application example, it is used in the design of a high-speed four quadrant analog multiplier. Simulations results using MOSIS 2 μm N-well process with a 3 V supply are given.
更多查看译文
关键词
analog signal processing, CMOS, low voltage, composite transistor, multiplier
AI 理解论文
溯源树
样例
![](https://originalfileserver.aminer.cn/sys/aminer/pubs/mrt_preview.jpeg)
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要