A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm.
IEEE Transactions on Circuits & Systems II Express Briefs（2010）
Key words
All-digital phase-locked loop (ADPLL),binary search algorithm (BSA),clock generator,digitally controlled oscillator (DCO),phase-locked loop (PLL)
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined