nfluence of Memory Hierarchies on Predictability for Time Constrained Embedded Software.

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1(2005)

引用 89|浏览4
暂无评分
摘要
Safety-critical embedded systems having to meet real-time constraints are expected to be highly predictable in order to guarantee at design time that certain timing deadlines will always be met.This requirement usually prevents designers from utilizing caches due to their highly dynamic, thus hardly predictable behavior.The integration of scratchpad memories represents an alternative approach which allows the system to benefit from a performance gain comparable to that of caches while at the same time maintaining predictability.In this work, we compare the impact of scratchpad memories and caches on worst case execution time (WCET) analysis results.We show that caches, despite requiring complex techniques, can have a negative impact on the predicted WCET, while the estimated WCET for scratchpad memories scales with the achieved Performance gain at no extra analysis cost.
更多
查看译文
关键词
negative impact,worst case execution time,analysis result,predictable behavior,extra analysis cost,design time,estimated wcet,performance gain,memory hierarchies,scratchpad memories scale,scratchpad memory,logic design,predictive models,embedded software,network analysis,real time systems,scrubbing,embedded system,real time,predictability,embedded systems
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要