Buffered Clock Tree Synthesis with Non-Zero Clock Skew Schedulingfor Increased Tolerance to Process Parameter Variations
Journal of VLSI signal processing systems for signal, image and video technology（1997）
Key words
Data Path,Clock Period,Race Condition,Feedback Path,Benchmark Circuit
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined