Efficient False Path Elimination Algorithms For Timing Verification By Event Graph Preprocessing

Accurate timing verification and optimization methods require algorithms that exclude false paths. Recently published methods for critical path searches that eliminate false paths, can take long evaluation times for complex time-optimized circuits. In this paper a new