基本信息
views: 2
![](https://originalfileserver.aminer.cn/sys/aminer/icon/show-trajectory.png)
Bio
Walter Lau Neto received the M.S. degree in microelectronics from the Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil, in 2018, and the Ph.D. degree in computer engineering from the University of Utah, Salt Lake City, UT, USA, in 2022.
He is currently a Senior Research and Development Engineer with Synopsys Inc., Sunnyvale, CA, USA, where he works on developing novel logic synthesis techniques. His research interests include logic synthesis, machine learning for logic synthesis, and electronic design automation.
Dr. Neto is a reviewer for several conferences and journals, and served for the Organizing Committee of IWLS’2021 and IWLS’2022.
Research Interests
Papers共 18 篇Author StatisticsCo-AuthorSimilar Experts
By YearBy Citation主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMSno. 6 (2023): 1912-1925
Proceedings of the 26th Asia and South Pacific Design Automation Conference (2021)
Load More
Author Statistics
#Papers: 18
#Citation: 133
H-Index: 7
G-Index: 10
Sociability: 4
Diversity: 0
Activity: 1
Co-Author
Co-Institution
D-Core
- 合作者
- 学生
- 导师
Data Disclaimer
The page data are from open Internet sources, cooperative publishers and automatic analysis results through AI technology. We do not make any commitments and guarantees for the validity, accuracy, correctness, reliability, completeness and timeliness of the page data. If you have any questions, please contact us by email: report@aminer.cn