基本信息
浏览量:97
职业迁徙
个人简介
Research Area
The complexity of leading-edge VLSI products (as defined by the number of transistors on a chip) increases exponentially with time because of the underlying semicondutor technology and historical trends. It has become possible to design entire systems onto a single chip, commonly known as System-on-Chip (SoC). The difficulty of the design and test tasks for such SoCs is currently being accelerated and limits our ability to fully utilize new fabrication techniques, a problem known as the design and test crisis. To overcome this crisis, a breakthrough in design and test technologies will be needed. Core-based system-on-chip design strategies with automated high-level synthesis for cores is a potential means of overcoming the VLSI design complexities. High-level testability designs are essential in order to minimize test complexity without affecting area or performance. Automated generation of optimized test architecture for core-based SoCs is also an essential means of reducing the time-to-market and design and test cost for VLSI products. We are currently focusing on research into a high-level synthesis of high performance and high testability VLSI circuits as well as designs for testability at the RT (register-transfer) level and logic level, based on not only external test but also BIST (built-in self-test). We are also focusing on research of a global design for test methodology and optimization technique for testing core-based SoCs. Other ongoing projects on VLSI design and testing include theoretical research on sequential circuits with combinational test generation complexity, super-efficient and robust test generation algorithms for ultra-large-scale combinational circuits, parallel processing for test generation, and hardware security.
The complexity of leading-edge VLSI products (as defined by the number of transistors on a chip) increases exponentially with time because of the underlying semicondutor technology and historical trends. It has become possible to design entire systems onto a single chip, commonly known as System-on-Chip (SoC). The difficulty of the design and test tasks for such SoCs is currently being accelerated and limits our ability to fully utilize new fabrication techniques, a problem known as the design and test crisis. To overcome this crisis, a breakthrough in design and test technologies will be needed. Core-based system-on-chip design strategies with automated high-level synthesis for cores is a potential means of overcoming the VLSI design complexities. High-level testability designs are essential in order to minimize test complexity without affecting area or performance. Automated generation of optimized test architecture for core-based SoCs is also an essential means of reducing the time-to-market and design and test cost for VLSI products. We are currently focusing on research into a high-level synthesis of high performance and high testability VLSI circuits as well as designs for testability at the RT (register-transfer) level and logic level, based on not only external test but also BIST (built-in self-test). We are also focusing on research of a global design for test methodology and optimization technique for testing core-based SoCs. Other ongoing projects on VLSI design and testing include theoretical research on sequential circuits with combinational test generation complexity, super-efficient and robust test generation algorithms for ultra-large-scale combinational circuits, parallel processing for test generation, and hardware security.
研究兴趣
论文共 185 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
加载更多
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn