Geert Mannaert - Imec, Kapeldreef 75, Heverlee, Belgium

H. Mertens,R. Ritzenthaler, Y. Oniki, P. Puttarame Gowda,G. Mannaert, F. Sebaai,A. Hikavyy, E. Rosseel, E. Dupuy,A. Peter, K. Vandersmissen, D. Radisic,

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDMpp.23.1.1-23.1.4, (2022)

引用2浏览0EIWOS引用

High Performance Thermally Resistant FinFETs DRAM Peripheral CMOS FinFETs with V_TH Tunability for Future Memories

R. Ritzenthaler, E. Capogreco, E. Dupuy, H. Arimura, J. P. Bastos, P. Favia, F. Sebaai, D. Radisic, V. T. H. Nguyen,G. Mannaert, B. T. Chan, V. Machkaoutsan,

2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (2022)

引用0浏览0引用

Demonstration of 3D sequential FD-SOI on CMOS FinFET stacking featuring low temperature Si layer transfer and top tier device fabrication with tier interconnections

A. Vandooren,N. Parihar,Jacopo Franco,Roger Loo,H. Arimura, R. Rodriguez, F. Sebaai,S. Iacovo,Kevin Vandersmissen, W. Li,G. Mannaert, D. Radisic,

Symposium on VLSI Technology (VLSI Technology)（2022）

引用3浏览0EIWOS引用

Buried Power Rail Integration for CMOS Scaling beyond the 3 nm Node

A. Gupta,Z. Tao, D. Radisic, H. Mertens,O. Varela Pedreira, S. Demuynck, J. Boemmels, K. Devriendt, N. Heylen,S. Wang, K. Kenis,L. Teugels,

ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XI（2022）

引用0浏览0引用

Scaled FinFETs Connected by Using Both Wafer Sides for Routing via Buried Power Rails

A. Veloso, A. Jourdain, D. Radisic,R. Chen,G. Arutchelvan,B. O’Sullivan, H. Arimura,M. Stucchi,A. De Keersgieter,M. Hosseini,T. Hopf, K. D’Have,

IEEE Transactions on Electron Devicesno. 12 (2022): 284-285

引用6浏览0EIWOS引用

High Performance Thermally Resistant FinFETs DRAM Peripheral CMOS FinFETs with VTH Tunability for Future Memories

Romain Ritzenthaler,E. Capogreco, E. Dupuy,Hiroaki Arimura, J. P. Bastos,P. Favia, F. Sebaai, D. Radisic, V. T. H. Nguyen,G. Mannaert, B. T. Chan, V. Machkaoutsan,

2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)pp.306-307, (2022)

引用3浏览0EI引用

High Performance Thermally Resistant FinFETs DRAM Peripheral CMOS FinFETs with VTH Tunability for Future Memories

R. Ritzenthaler,E. Capogreco, E. Dupuy, H. Arimura, J. P. Bastos,P. Favia, F. Sebaai, D. Radisic, V. T. H. Nguyen,G. Mannaert, B. T. Chan, V. Machkaoutsan,

2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)pp.306-307, (2022)

引用0浏览0EIWOS引用

加载更多

作者统计

合作学者

合作机构

D-Core

合作者
学生
导师

暂无相似学者，你可以通过学者研究领域进行搜索筛选

数据免责声明

页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果，我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问，可以通过电子邮件方式联系我们：report@aminer.cn