基本信息
浏览量:27
职业迁徙
个人简介
Objective
To obtain a challenging job designing or researching digital systems such as chip
multiprocessors or media processors.
Education
Ph. D. Computer Science, July 2006 (expected).
University of Wisconsin-Madison, Madison, Wisconsin.
Advisor: Prof. David A. Wood
Dissertation Title: Utilizing Transmission Lines in CMP Caches
M.S. Computer Science, May 2002.
University of Wisconsin-Madison, Madison, Wisconsin.
G.P.A.: 3.89/4.0.
B.S. Electrical Engineering, June 2000.
University of Cincinnati, Cincinnati, Ohio.
G.P.A.: 3.96/4.0 (summa cum laude).
Research Experience
Research Assistant, May 2001 – current
Department of Computer Science, University of Wisconsin-Madison. Madison, Wisconsin
• Member of the Wisconsin Multifacet project (www.cs.wisc.edu/multifacet/) co-directed by
Professors Mark D. Hill and David A. Wood.
• Co-developing Multifacet’s General Execution-driven Multiprocessor Simulator (GEMS)
and providing support for its 380 registered users.
• Researching micro-architecture mechanisms to exploit novel low-latency interconnection
networks to create high performance, energy efficient CMP caches.
Work Experience
Teaching Assistant, Sept. 2000 – May 2001
Department of Computer Science, University of Wisconsin-Madison. Madison, Wisconsin
• Assisted with the VLSI System Design graduate course, and created tutorials and class
presentations to assist student learning of the Mentor Graphic tool package. Also graded
homework assignments and answered student questions.
• Taught four half-semester sections of the Elementary Programming undergraduate course.
Created notes and lesson plans to teach students the fundamentals of C++ programming
and evaluated their performance by constructing original quizzes and assignments.
VLSI Design Intern, March – Sept., 1998 and 1999
Digital/Compaq Computer Corporation. Shrewsbury, Massachusetts
• Worked for the Alpha Advanced Development Group designing the 21464 microprocessor.
• Designed five unique schematics and verified them utilizing various CAD analysis tools.
Created SPICE critical-path simulations, defined micro-architecture pipeline, and gave a
presentation on the negative effects of back-gate coupling and charge-pumping.
Product and Test Intern, April – Sept. 1997
Digital Semiconductor. Hudson, Massachusetts
• Worked for the Alpha Product and Test Group testing the 21264 microprocessor.
• Dissected and documented the processor’s cache repair system. Also designed and
debugged hardware used to test Alpha processors.
Publications
(To access these documents, visit http://www.cs.wisc.edu/~beckmann/)
Balancing Capacity and Latency in CMP Caches. Bradford M. Beckmann, Michael R. Marty,
and David A. Wood. University of Wisconsin-Madison Computer Sciences Technical Report CSTR-2006-1554,
February 2006.
Multifacet’s General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Milo M. K.
Martin, Daniel J. Sorin, Bradford M. Beckmann, Michael R. Marty, Min Xu, Alaa R. Alameldeen,
Kevin E. Moore, Mark D. Hill, and David A. Wood. SIGARCH Computer Architecture News (CAN),
Volume 22, Number 4, September 2005.
Managing Wire Delay in Large Chip-Multiprocessor Caches. Bradford M. Beckmann and David
A. Wood, Proceedings of the 37th International Symposium on Microarchitecture (MICRO),
December 2004. 29 of 158 submissions accepted (18%).
TLC: Transmission Line Caches. Bradford M. Beckmann and David A. Wood, Proceedings of
the 36th International Symposium on Microarchitecture (MICRO), December 2003. 34 of 134
submissions accepted (25%).
研究兴趣
论文共 4 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
MICROpp.319-330, (2004)
Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecturepp.43-43, (2003)
引用0浏览0EI引用
0
0
作者统计
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn